Signal analysis and probing

* Preconditions: - Test scenario for the IC at system level to validate in lab using improved methods. * Input conditions / steps: - Enable/disable all safety measures/mechanisms. - Inject fault to the IC. - Monitor the fault detection and the safety master state machine. - Monitor radar external communication bus to check no communication is possible. * Expected results: - Improved testing efficiency compared to before.
UC3_TC_7
Safety
VALU3S Framework
Contents

There are currently no items in this folder.